Latest posts
-
Intel and Lens Technology’s Glass Substrate MoU Signals Packaging-Level US-China Interdependence
Intel’s MoU with Lens Technology is an early signal that advanced packaging is becoming a strategic layer of AI competition. The shift points to better performance and efficiency, but also new geopolitical dependence.
-
Qualcomm’s Reported Price Hikes Highlight AI-Era Supply Pressure Beyond the Data Center
Qualcomm’s reported price increase may point to AI-driven cost pressure spreading beyond data center hardware. The spillover could affect mobile and consumer chips, with South Korea and Taiwan central to the supply chain.
-
Samsung Reportedly Slows High-NA EUV Ramp as Cost Discipline Takes Priority in Foundry Turnaround
Samsung’s reported High-NA EUV pause points to a foundry economics decision, not a simple technology delay. The implication is that timing capital deployment may matter as much as owning frontier tools.
-
ASML’s Raised 2026 Outlook Signals Continued AI-Led Semiconductor Capacity Buildout
ASML’s raised 2026 outlook points to continued strength in AI-linked advanced semiconductor investment. The update is an important signal for future chip capacity expansion, though it should not be read as proof that the broader semiconductor market is equally strong.
-
Samsung’s CXL 3.1 Delay Exposes a Server Platform Bottleneck in AI Memory
Samsung’s reported CXL 3.1 delay reflects a broader server platform bottleneck, not just a memory issue. The key risk is that advanced AI memory commercialization depends on synchronized CPU, system, and validation readiness.
-
Samsung’s CXL 3.1 Delay Highlights How Server CPU Timelines Still Govern Memory Innovation
Samsung’s CXL 3.1 memory delay is a platform signal, not just a product delay. The key issue is that compatible next-generation server CPUs from Intel and AMD have also been postponed, pushing rollout into next year. That shows how advanced memory adoption in AI infrastructure still depends on CPU timing, system validation, and broader platform…
-
Huawei’s Reported Kirin 2026 Debut Signals a Post-Moore Turn in China’s Chip Strategy
Huawei’s reported Kirin 2026 debut may be more than a handset milestone. It could signal a broader post-Moore chip strategy built around architecture, packaging, integration, and testing under semiconductor constraints.
-
TSMC’s First-Generation CoPoS May Not Start With Glass
A key advanced packaging assumption may be early. TechPowerAsia breaks down why TSMC’s first-generation CoPoS may launch without glass substrates and what that could mean for Taiwan and Japan supply-chain timing.
-
Advanced Packaging, HBM4, and the Hidden Bottleneck Shaping the Global AI Race
HBM4 is not just a memory story. As AI chips become more powerful, advanced packaging is becoming one of the most important bottlenecks in the AI race. The winners may not be decided by chip design alone, but by who can package, connect, and scale the next generation of AI hardware fast enough.